

The Core Clock System for the Next Generation Itanium™ Microprocessor

Ferd Anderson
Intel Corporation

Steve Wells
Hewlett Packard Company


Eugene Berta
Hewlett Packard Company

Topics


- McKinley floorplan
- Clock generation
- Clock distribution
- Clock repeaters
- Routing tool
- Summary

McKinley Floorplan

- 0.18 μm , A1 process
- 200MHz system clock
- 1GHz core clock
- Core clocking:
 - 260 mm^2
 - 1 primary driver
 - 5 repeaters
 - 33 delay SLCBs
 - 18k gated buffers
 - 157k clocked latches



Clock Generation




Clock Generation


- System clock characterization
 - 60-250MHz
- PLL characterization
 - Up to 1.6GHz at 1.5V
 - Up to 2.0GHz at 2.0V
- Core clock characterization
 - Up to 1.4GHz at 1.5V
 - Up to 1.7GHz at 2.0V
- PLL unaffected by ODCS and stop clock
- Ring oscillator allows known initial conditions

Core Clock Distribution


- **First level:** Pseudo-differential, impedance matched branching, balanced h-tree
- **Second level:** balanced, width and length tuned binary h-tree
- **SLCB:** adjustable delay buffer
- **Gaters:** all constant input loading with load-tuned drive strength



SLCB Schematic




Clock Repeater



- Pulsed for power saving
- 10% skew & jitter improvement over single-ended design


First Level Route Geometry

- Balanced h-tree with impedance matched branching
- 0.8 to 12 μm tuned widths for impedance matching
- N-2 shielding controls transmission-line effects, noise injection, and simplifies modeling




Second Level Route Geometry


- Balanced, width and length tuned binary h-tree for minimal skew and power dissipation
- Wire widths from .88 to $6\mu\text{m}$
- Multiple variations of gaters, all with input loads of 7.75fF
- Gater output drive strengths tuned to load
- ~70 tap points per SLCB
- ~8 gaters per tap
- ~ 4.5pF gater loading per SLCB
- ~ 18pF gater + wire load per SLCB



Level 2 Routing Flow Diagram



Data Representation of Level 2 Route



■ **Tap Node:** Location and routes to local gates determined by block designer.

● **Branch Node:** Location of branch in route determined by tool.

→ **Link:** Width and length of route determine by tool.

De-skew Algorithm applied per iteration:

$AvgD(n)$ = Average of children delays

$ActD(n)$ = Actual (simulated) delay from the node up to the SLCB

$Wid(e)$ = metal width of the route

$Del(e)$ = delay between nodes connected by the link

$Del2Wid(e, delay)$ = estimated width for desired Elmore delay

$CONST$ = convergence factor


$$Wid(e_1) = Del2Wid(Del(e_1) + CONST * ActD(n_2) * (1 - AvgD(n_1)/AvgD(n_2)))$$

Second Level Clock Routing Tool

- EZroute tool created for balanced h-tree creation
- Elmore models create first order RC delay
- Spice models for accurate results
- Tool iterates bottoms-up across core to obtain lowest skew
- Manual intervention applied where tool cannot resolve
- Minimal engineer restriction to gater placement
- Minimal Loading relative to grid design
- Elimination of grid allows deskew for debug of critical paths


Measured Skew

- Laser probed SLCB skew (non-loading, but invalid DC levels)
- 2 SLCBs outside of expected range due to layout error
- Initially fixed via scan, then with mask change



Total Chip Power Dissipation

- 30% of 130W chip power is clock distribution
- Estimate up to 47% clock distribution power if using grid depending on hierarchy and sparseness of grid



Summary

- A balanced h-tree clock distribution without grid has been realized on a large processor.
- Intentional skewing allows for debug
- Proprietary clock distribution software created (EZroute) to ease the traditionally time consuming task of balanced h-tree layout.
- Elmore models used for quick initial results
- 30% of chip power is dissipated in distribution
- 62ps across-core skew obtained at 1GHz